

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION	NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/081,19	0	02/25/2002	Hirofumi Sudo	8040-1001	2766
466	7590	0 03/04/2005		EXAMINER	
		OMPSON	TORRES, JOSEPH D		
	745 SOUTH 23RD STREET 2ND FLOOR ARLINGTON, VA 22202			ART UNIT	PAPER NUMBER
ARLIN				2133	
				DATE MAILED: 03/04/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
	10/081,190	SUDO ET AL.				
Office Action Summary	Examiner	Art Unit				
	Joseph D. Torres	2133				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply If NO period for reply is specified above, the maximum statutory period w Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be timed within the statutory minimum of thirty (30) days will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. O (35 U.S.C. § 133).				
Status						
 Responsive to communication(s) filed on <u>01 Description</u> This action is FINAL. 2b) This Since this application is in condition for allower closed in accordance with the practice under Exercise 	action is non-final. nce except for formal matters, pro					
Disposition of Claims						
4) Claim(s) 1-20 is/are pending in the application. 4a) Of the above claim(s) 19 and 20 is/are withdrawn from consideration. 5) Claim(s) is/are allowed. 6) Claim(s) is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) 1-18 are subject to restriction and/or election requirement.						
Application Papers						
9) The specification is objected to by the Examine 10) The drawing(s) filed on is/are: a) access Applicant may not request that any objection to the Replacement drawing sheet(s) including the correction of the oath or declaration is objected to by the Examine 11).	epted or b) objected to by the Eddrawing(s) be held in abeyance. See ion is required if the drawing(s) is obj	ected to. See 37 CFR 1.121(d).				
Priority under 35 U.S.C. § 119						
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 						
Attachment(s)						
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal Pa 6) Other:	(PTO-413) te. <u>20050228</u> . atent Application (PTO-152)				

DETAILED ACTION

Election/Restrictions

1. Newly submitted claims 19 and 20 are directed to an invention that is independent or distinct from the invention originally claimed for the following reasons: claim 19 recites specific circuitry directed to a parity checker and is properly classified in 714/800.

Since applicant has received an action on the merits for the originally presented invention, this invention has been constructively elected by original presentation for prosecution on the merits. Accordingly, claims 19 and 20 are withdrawn from consideration as being directed to a non-elected invention. See 37 CFR 1.142(b) and MPEP § 821.03.

- 2. Restriction to one of the following inventions is required under 35 U.S.C. 121:
 - I. Claims 1-9, drawn to An intercommunicating apparatus for transmitting a plurality of intercommunicating signals parallel to one another from a first processor unit to a second processor unit of a duplex processor apparatus, said intercommunicating apparatus comprising: an output driver having an inputs side connected to said first processor unit and an output driver for transmitting said intercommunicating signals supplied from said first processor unit in the form of a serial signal having a redundancy data structure; and an input driver having an input side

Application/Control Number: 10/081,190

Art Unit: 2133

Page 3

side connected to said second processor unit, said input dirver for receiving said serial signal transmitted from said output driver to reproduce said intercommunicating signals in the form of parallel signals and to supply the reproduced intercommunicating signals, from said output side, to said second processor unit, classified in class 714, subclass 6.

II. Claims 10-18, drawn to A method for transmitting a plurality of intercommunicating signals parallel to one another from a first processor unit to a second processor unit of a duplex processor apparatus, said method comprising the steps of: accepting said intercommunicating signals, together with a parity signal based on the intercommunicating signals; changing said intercommunicating signals supplied from said first processor unit and said parity signal into a serial signal having a redundancy data structure; reproducing said intercommunicating signals and said parity signal in the form of parallel signals from said serial signal; and supplying the reproduced intercommunicating signals to said second processor unit, classified in class 714, subclass 758.

The inventions are distinct, each from the other because of the following reasons:

Art Unit: 2133

Inventions Group I and Group II are related as process (Group II) and apparatus (Group II) for its practice. The inventions are distinct if it can be shown that either: (1) the process as claimed can be practiced by another materially different apparatus or by hand, or (2) the apparatus as claimed can be used to practice another and materially different process. (MPEP § 806.05(e)). In this case, the apparatus (Group I) has specific hardware elements that can be used in any intercommunication system providing a redundancy structure such as repetition bits to support a multiprocessing system. In this case, the process (Group II) can be used for error detection.

Because these inventions are distinct for the reasons given above and have acquired a separate status in the art as shown by their different classification, restriction for examination purposes as indicated is proper.

Because these inventions are distinct for the reasons given above and the search required for Group I is not required for Group II, restriction for examination purposes as indicated is proper.

Because these inventions are distinct for the reasons given above and the search required for Group II is not required for Group I, restriction for examination purposes as indicated is proper.

Art Unit: 2133

Because these inventions are distinct for the reasons given above and have acquired a separate status in the art because of their recognized divergent subject matter, restriction for examination purposes as indicated is proper.

Page 5

A telephone call was made to Roland E. Long on 2/25/2005 to request an oral election to the above restriction requirement, but did not result in an election being made.

Applicant is advised that the reply to this requirement to be complete must include an election of the invention to be examined even though the requirement be traversed (37 CFR 1.143).

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Joseph D. Torres whose telephone number is (571) 272-3829. The examiner can normally be reached on M-F 8-5.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Albert Decady can be reached on (571) 272-3819. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 10/081,190

Art Unit: 2133

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Joseph D. Torres, PhD Primary Examiner Page 6